Formal Equivalence Checking and Design Debugging

Name: Formal Equivalence Checking and Design Debugging
Brand: Springer
SKU: 9780792381846
Price: 68437 HUF
Availability: InStock

Szerző: Shi-Yu Huang, Kwang-Ting (Tim) Cheng

Nyelv:

Kötés: Kemény kötésű

Kiadó: Springer

Elérhetőség: Beszállítói készleten

Küldés 10-13 napon belül

68 437 Ft

Formal Equivalence Checking and Design Debugging covers two major topics in design verification: log...

Információk a könyvről

Szerző

Shi-Yu Huang, Kwang-Ting (Tim) Cheng

Nyelv

Angol

Kötés

Könyv - Kemény kötésű

Kiadva

1998

oldal

229

EAN

9780792381846

ISBN

079238184X

Enbook ID

05251096

Kiadó

Springer

Súly

1170

Méretek

155 x 235 x 18

Teljes leírás

Formal Equivalence Checking and Design Debugging covers two major topics in design verification: logic equivalence checking and design debugging. The first part of the book reviews the design problems that require logic equivalence checking and describes the underlying technologies that are used to solve them. Some novel approaches to the problems of verifying design revisions after intensive sequential transformations such as retiming are described in detail. The second part of the book gives a thorough survey of previous and recent literature on design error diagnosis and design error correction. This part also provides an in-depth analysis of the algorithms used in two logic debugging software programs, ErrorTracer and AutoFix, developed by the authors. From the Foreword: `With the adoption of the static sign-off approach to verifying circuit implementations the application-specific integrated circuit (ASIC) industry will experience the first radical methodological revolution since the adoption of logic synthesis. Equivalence checking is one of the two critical elements of this methodological revolution. This book is timely for either the designer seeking to better understand the mechanics of equivalence checking or for the CAD researcher who wishes to investigate well-motivated research problems such as equivalence checking of retimed designs or error diagnosis in sequential circuits.' Kurt Keutzer, University of California, Berkeley

Érdekelheti

Azok a vásárlók, akik ezt a könyvet megvásárolták, a következőket is megvásárolták

Leggyakrabban keresett

Categories

Authors

Publishers

Termékek

Termékek

Leggyakrabban keresett

Categories

Authors

Publishers

Termékek

Termékek

Formal Equivalence Checking and Design Debugging

Információk a könyvről

Teljes leírás

Érdekelheti

Azok a vásárlók, akik ezt a könyvet megvásárolták, a következőket is megvásárolták