Könyv Verification Methodology Manual for SystemVerilog Janick Bergeron

Verification Methodology Manual for SystemVerilog

Introduction to the Theory of Hyperfine Structure

Nyelv: Angol
Kötés: Kemény kötésű
Elérhetőség: Beszállítói készleten
Küldés 10-13 napon belül
56 298 Ft
Functional verification remains one of the single biggest challenges in the development of complex s...

Információk a könyvről

Nyelv
Angol
Kötés
Könyv - Kemény kötésű
Kiadva
2005
oldal
503
EAN
9780387255385
ISBN
0387255389
Enbook ID
01381285
Súly
2000
Méretek
155 x 235 x 33

Teljes leírás

Functional verification remains one of the single biggest challenges in the development of complex system-on-chip (SoC) devices. Despite the introduction of successive new technologies, the gap between design capability and verification confidence continues to widen. The biggest problem is that these diverse new technologies have led to a proliferation of verification point tools, most with their own languages and methodologies.Fortunately, a solution is at hand. SystemVerilog is a unified language that serves both design and verification engineers by including RTL design constructs, assertions and a rich set of verification constructs. SystemVerilog is an industry standard that is well supported by a wide range of verification tools and platforms. A single language fosters the development of a unified simulation-based verification tool or platform.Consolidation of point tools into a unified platform and convergence to a unified language enable the development of a unified verification methodology that can be used on a wide range of SoC projects. ARM and Synopsys have worked together to define just such a methodology in the Verification Methodology Manual for SystemVerilog. This book is based upon best verification practices by ARM, Synopsys and their customers.Verification Methodology Manual for SystemVerilog is a blueprint for verification success, guiding SoC teams in building a reusable verification environment taking full advantage of design-for-verification techniques, constrained-random stimulus generation, coverage-driven verification, formal verification and other advanced technologies to help solve their current and future verification problems.This book is appropriate for anyone involved in the design or verification of a complex chip or anyone who would like to know more about the capabilities of SystemVerilog. Following the Verification Methodology Manual for SystemVerilog will give SoC development teams and project managers the confidence needed to tape out a complex design, secure in the knowledge that the chip will function correctly in the real world.

Érdekelheti

41 321 Ft
48 245 Ft
52 874 Ft
24 464 Ft

Think and Grow Rich

Napoleon Hill
3 821 Ft
3 183 Ft

Shells

Janet Lawler
10 518 Ft

The Tomato

Texas Agricultural Experiment Station
3 170 Ft
3 710 Ft

3rd Grade Reading & Literacy

Dr Genola B Johnson
5 830 Ft

Sabor

Nieves Barragan Mohacho
11 580 Ft
68 928 Ft
11 607 Ft

What is Real?

Adam Becker
5 080 Ft
8 156 Ft

Fidel!

Sheldon B. Liss
22 678 Ft
28 187 Ft
5 438 Ft
30 067 Ft

Azok a vásárlók, akik ezt a könyvet megvásárolták, a következőket is megvásárolták

Desatero smyslů

Jaroslav Petr
5 732 Ft

Modrovous

Kurt Vonnegut jr.
3 170 Ft
9 076 Ft
3 397 Ft

Die Ganztagsschule

Matthias Morten Schöpa
25 455 Ft

Zapalenie Tarczycy Hashimoto

Dr Izabella Wentz Pharmd
10 009 Ft
59 923 Ft

Gestion Durable Des For ts

Fata Komla Baloukou
13 067 Ft
6 612 Ft

Curves Scotland

Stefan Bogner
6 513 Ft

Dziady

Mickiewicz Adam
2 960 Ft